Virtual CPU Instruction Set: Porovnání verzí
Skočit na navigaci
Skočit na vyhledávání
Bez shrnutí editace |
Bez shrnutí editace |
||
| Řádek 32: | Řádek 32: | ||
|- |
|- |
||
| [https://en.wikipedia.org/wiki/LC-3 LC-3] || 15 || 16 || 16 || 16 || PC, R0-R7 |
| [https://en.wikipedia.org/wiki/LC-3 LC-3] || 15 || 16 || 16 || 16 || PC, R0-R7 |
||
|- |
|||
| [https://pcengines.ch/toy2.htm TOY/2 - a minimalist 16 bit CPU] || 15 || 16 || 16 || 16 || PC, A, T |
|||
|} |
|} |
||
Verze z 19. 9. 2019, 11:54
Design goals
- Simple to implement in other programming languages
- Efficient to execute by emulator
- Future extensibility (to support 128-bit data/address width or more)
- Single instruction code for any data/address width
- Register based load-store architecture rather than stack based machine or accumulator based machine
Other interesting instruction sets
| CPU | Instruction count | Instruction size [bits] | Data size [bits] | Addressable memory [bits] | Registers |
|---|---|---|---|---|---|
| Tiny CPU Instruction Set | |||||
| A Quick Introduction to the ZipCPU Instruction Set | |||||
| MINI-CPU Instruction Set Specification | 12 | 4-12 | 8 | 8 | PC, ACC, R |
| Simple Virtual Machine | 18 | 8 | 32 | 32 | PC, SP, FP |
| Simple virtual machine which interprets bytecode. | |||||
| VAM Virtual Assembler Machine | |||||
| Simple 8-bit Assembler Simulator | 60 | 8 | 8 | 8 | PC, SP, A, B, C, D |
| The RiSC-16 Instruction-Set Architecture | 8 | 16 | 16 | 16 | PC, R0-R7 |
| TOY Machine | 16 | 16 | 16 | 8 (256 words) | PC, R0-R15 |
| MU0 | 8 | 16 | 16 | 12 | PC, ACC |
| LC-3 | 15 | 16 | 16 | 16 | PC, R0-R7 |
| TOY/2 - a minimalist 16 bit CPU | 15 | 16 | 16 | 16 | PC, A, T |