Virtual CPU Instruction Set: Porovnání verzí

Z ZděchovNET
Skočit na navigaci Skočit na vyhledávání
Bez shrnutí editace
Bez shrnutí editace
(Není zobrazeno 14 mezilehlých verzí od stejného uživatele.)
Řádek 11: Řádek 11:
! CPU !! Instruction count !! Instruction size [bits] !! Data size [bits] !! Addressable memory [bits] !! Registers
! CPU !! Instruction count !! Instruction size [bits] !! Data size [bits] !! Addressable memory [bits] !! Registers
|-
|-
| [https://www.bigmessowires.com/2010/11/03/tiny-cpu-instruction-set/ Tiny CPU Instruction Set]
| [https://www.bigmessowires.com/2010/11/03/tiny-cpu-instruction-set/ Tiny CPU Instruction Set] || 22 || 8-16 || 8 || 10 || PC, SP, A, X, SR
|-
|-
| [https://zipcpu.com/zipcpu/2018/01/01/zipcpu-isa.html A Quick Introduction to the ZipCPU Instruction Set]
| [https://zipcpu.com/zipcpu/2018/01/01/zipcpu-isa.html A Quick Introduction to the ZipCPU Instruction Set] || 29 || 32 || 32 || 32 || R0-R13, PC, CC
|-
|-
| [https://www.clear.rice.edu/elec422/1996/bomb/instrset.html MINI-CPU Instruction Set Specification] || 12 || 4-12 || 8 || 8 || PC, ACC, R
| [https://www.clear.rice.edu/elec422/1996/bomb/instrset.html MINI-CPU Instruction Set Specification] || 12 || 4-12 || 8 || 8 || PC, ACC, R
Řádek 19: Řádek 19:
| [https://bartoszsypytkowski.com/simple-virtual-machine/ Simple Virtual Machine] || 18 || 8 || 32 || 32 || PC, SP, FP
| [https://bartoszsypytkowski.com/simple-virtual-machine/ Simple Virtual Machine] || 18 || 8 || 32 || 32 || PC, SP, FP
|-
|-
| [https://github.com/skx/simple.vm Simple virtual machine which inteprets bytecode.]
| [https://github.com/skx/simple.vm Simple virtual machine which interprets bytecode.] || 36 || 16-32 || 16-32 || 16-32 || IP, FLAGS, R0-R9, SP
|-
|-
| [https://www.informatik-vollmer.de/software/vam-manual.pdf VAM Virtual Assembler Machine]
| [https://www.informatik-vollmer.de/software/vam-manual.pdf VAM Virtual Assembler Machine] || 58 || 16-32 || 16-32 || 16-32 || R0-Rn (IP, SP)
|-
|-
| [https://schweigi.github.io/assembler-simulator/instruction-set.html Simple 8-bit Assembler Simulator]
| [https://schweigi.github.io/assembler-simulator/instruction-set.html Simple 8-bit Assembler Simulator] || 60 || 8 || 8 || 8 || PC, SP, A, B, C, D
|-
|-
| [https://user.eng.umd.edu/~blj/RiSC/RiSC-isa.pdf The RiSC-16 Instruction-Set Architecture]
| [https://user.eng.umd.edu/~blj/RiSC/RiSC-isa.pdf The RiSC-16 Instruction-Set Architecture] || 8 || 16 || 16 || 16 || PC, R0-R7
|-
|-
| [https://introcs.cs.princeton.edu/java/62toy/ TOY Machine] || 16 || 16 || 16 || 8 (256 words) || PC, R0-R15
| [https://introcs.cs.princeton.edu/java/62toy/ TOY Machine] || 16 || 16 || 16 || 8 (256 words) || PC, R0-R15
|-
|-
| [http://www.cs.man.ac.uk/~pjj/cs1001/arch/node2.html Instruction Execution on MU0] || 8 || 16 || 16 || 12 || PC, ACC
| [http://www.cs.man.ac.uk/~pjj/cs1001/arch/node2.html MU0] || 8 || 16 || 16 || 12 || PC, ACC
|-
|-
| [https://en.wikipedia.org/wiki/LC-3 LC-3] || 15 || 16 || 16 || 16 || PC, R0-R7
| [https://en.wikipedia.org/wiki/LC-3 LC-3] || 15 || 16 || 16 || 16 || PC, R0-R7
|-
| [https://pcengines.ch/toy2.htm TOY/2 - a minimalist 16 bit CPU] || 15 || 16 || 16 || 16 || PC, A, T
|-
| [http://samples.jbpub.com/9781449600068/00068_CH04_Null3e.pdf MARIE: An Introduction to a Simple Computer] || 9 || 16 || 16 || 12 || PC, ACC
|-
| [https://www.eeweb.com/profile/max-maxfield/articles/building-a-4-bit-computer-the-instruction-set Building a 4-Bit Computer: The Instruction Set] || 16 || 4 || 4 || 12 || R0-R5, S0, S1, PC, SP, IX, IV, TA
|-
| [https://www.codeproject.com/articles/43176/how-to-create-your-own-virtual-machine How to create your own virtual machine] || 35 || 8 || 8 || 16 || A, B, X, Y, D
|-
| [https://en.wikipedia.org/wiki/Little_man_computer Little Man Computer] || 10 || 12 || 8 || 8 || A
|-
| [https://github.com/Member1221/CRISC CRISC] || 32 || struct || 64 || 16-64 ||
|-
| [https://en.wikipedia.org/wiki/CHIP-8 CHIP-8] || 35 || 16 || 8 || 12 || V0-V15, I
|}
|}

==External links==

* [http://wiki.c2.com/?VirtualMachine Virtual machine on c2 wiki]


[[Category:Programování]]
[[Category:Programování]]

Verze z 16. 3. 2020, 22:22

Design goals

  • Simple to implement in other programming languages
  • Efficient to execute by emulator
  • Future extensibility (to support 128-bit data/address width or more)
  • Single instruction code for any data/address width
  • Register based load-store architecture rather than stack based machine or accumulator based machine

Other interesting instruction sets

CPU Instruction count Instruction size [bits] Data size [bits] Addressable memory [bits] Registers
Tiny CPU Instruction Set 22 8-16 8 10 PC, SP, A, X, SR
A Quick Introduction to the ZipCPU Instruction Set 29 32 32 32 R0-R13, PC, CC
MINI-CPU Instruction Set Specification 12 4-12 8 8 PC, ACC, R
Simple Virtual Machine 18 8 32 32 PC, SP, FP
Simple virtual machine which interprets bytecode. 36 16-32 16-32 16-32 IP, FLAGS, R0-R9, SP
VAM Virtual Assembler Machine 58 16-32 16-32 16-32 R0-Rn (IP, SP)
Simple 8-bit Assembler Simulator 60 8 8 8 PC, SP, A, B, C, D
The RiSC-16 Instruction-Set Architecture 8 16 16 16 PC, R0-R7
TOY Machine 16 16 16 8 (256 words) PC, R0-R15
MU0 8 16 16 12 PC, ACC
LC-3 15 16 16 16 PC, R0-R7
TOY/2 - a minimalist 16 bit CPU 15 16 16 16 PC, A, T
MARIE: An Introduction to a Simple Computer 9 16 16 12 PC, ACC
Building a 4-Bit Computer: The Instruction Set 16 4 4 12 R0-R5, S0, S1, PC, SP, IX, IV, TA
How to create your own virtual machine 35 8 8 16 A, B, X, Y, D
Little Man Computer 10 12 8 8 A
CRISC 32 struct 64 16-64
CHIP-8 35 16 8 12 V0-V15, I

External links