Virtual CPU Instruction Set: Porovnání verzí

Z ZděchovNET
Skočit na navigaci Skočit na vyhledávání
Řádek 8: Řádek 8:
 
==Other interesting instruction sets==
 
==Other interesting instruction sets==
  
* [https://www.bigmessowires.com/2010/11/03/tiny-cpu-instruction-set/ Tiny CPU Instruction Set]
+
{| class="wikitable sortable"
* [https://zipcpu.com/zipcpu/2018/01/01/zipcpu-isa.html A Quick Introduction to the ZipCPU Instruction Set]
+
! CPU !! Instruction count !! Instruction size !! Data size !! Addressable memory !! Registers
* [https://www.clear.rice.edu/elec422/1996/bomb/instrset.html MINI-CPU Instruction Set Specification]
+
|-
* [https://bartoszsypytkowski.com/simple-virtual-machine/ Simple Virtual Machine]
+
| [https://www.bigmessowires.com/2010/11/03/tiny-cpu-instruction-set/ Tiny CPU Instruction Set]
* [https://github.com/skx/simple.vm Simple virtual machine which inteprets bytecode.]
+
|-
* [https://www.informatik-vollmer.de/software/vam-manual.pdf VAM Virtual Assembler Machine]
+
| [https://zipcpu.com/zipcpu/2018/01/01/zipcpu-isa.html A Quick Introduction to the ZipCPU Instruction Set]
* [https://schweigi.github.io/assembler-simulator/instruction-set.html Simple 8-bit Assembler Simulator]
+
|-
* [https://user.eng.umd.edu/~blj/RiSC/RiSC-isa.pdf The RiSC-16 Instruction-Set Architecture]
+
| [https://www.clear.rice.edu/elec422/1996/bomb/instrset.html MINI-CPU Instruction Set Specification]
* [https://introcs.cs.princeton.edu/java/62toy/ TOY Machine]
+
|-
 +
| [https://bartoszsypytkowski.com/simple-virtual-machine/ Simple Virtual Machine]
 +
|-
 +
| [https://github.com/skx/simple.vm Simple virtual machine which inteprets bytecode.]
 +
|-
 +
| [https://www.informatik-vollmer.de/software/vam-manual.pdf VAM Virtual Assembler Machine]
 +
|-
 +
| [https://schweigi.github.io/assembler-simulator/instruction-set.html Simple 8-bit Assembler Simulator]
 +
|-
 +
| [https://user.eng.umd.edu/~blj/RiSC/RiSC-isa.pdf The RiSC-16 Instruction-Set Architecture]
 +
|-
 +
| [https://introcs.cs.princeton.edu/java/62toy/ TOY Machine] || 16 || 16-bit || 16-bit || 8-bit (256 words) || PC, R0-R15
 +
|-
 +
| [http://www.cs.man.ac.uk/~pjj/cs1001/arch/node2.html Instruction Execution on MU0] || 8 || 16-bit || 16-bit || 12-bit || PC, ACC
 +
|-
 +
| [https://en.wikipedia.org/wiki/LC-3 LC-3] || 15 || 16-bit || 16-bit || 16-bit || PC, R0-R7
 +
|}
  
 
[[Category:Programování]]
 
[[Category:Programování]]

Verze z 18. 9. 2019, 17:39

Design goals[editovat]

  • Simple to implement in other programming languages
  • Efficient to execute by emulator
  • Future extensibility (to support 128-bit data/address width or more)
  • Single instruction code for any data/address width
  • Register based load-store architecture rather than stack based machine or accumulator based machine

Other interesting instruction sets[editovat]

CPU Instruction count Instruction size Data size Addressable memory Registers
Tiny CPU Instruction Set
A Quick Introduction to the ZipCPU Instruction Set
MINI-CPU Instruction Set Specification
Simple Virtual Machine
Simple virtual machine which inteprets bytecode.
VAM Virtual Assembler Machine
Simple 8-bit Assembler Simulator
The RiSC-16 Instruction-Set Architecture
TOY Machine 16 16-bit 16-bit 8-bit (256 words) PC, R0-R15
Instruction Execution on MU0 8 16-bit 16-bit 12-bit PC, ACC
LC-3 15 16-bit 16-bit 16-bit PC, R0-R7