Virtual CPU Instruction Set

Z ZděchovNET
Skočit na navigaci Skočit na vyhledávání

Design goals[editovat]

  • Simple to implement in other programming languages
  • Efficient to execute by emulator
  • Future extensibility (to support 128-bit data/address width or more)
  • Single instruction code for any data/address width
  • Register based load-store architecture rather than stack based machine or accumulator based machine

Other interesting instruction sets[editovat]

CPU Instruction count Instruction size [bits] Data size [bits] Addressable memory [bits] Registers
Tiny CPU Instruction Set
A Quick Introduction to the ZipCPU Instruction Set
MINI-CPU Instruction Set Specification 12 4-12 8 8 PC, ACC, R
Simple Virtual Machine 18 8 32 32 PC, SP, FP
Simple virtual machine which inteprets bytecode.
VAM Virtual Assembler Machine
Simple 8-bit Assembler Simulator
The RiSC-16 Instruction-Set Architecture
TOY Machine 16 16 16 8 (256 words) PC, R0-R15
Instruction Execution on MU0 8 16 16 12 PC, ACC
LC-3 15 16 16 16 PC, R0-R7